0 Mėgstami
0Krepšelis

Algorithms and Techniques for VLSI Layout Synthesis

169,38 
169,38 
2025-07-31 169.3800 InStock
Nemokamas pristatymas į paštomatus per 13-17 darbo dienų užsakymams nuo 19,00 

Knygos aprašymas

This book describes a system of VLSI layout tools called IDA which stands for "Integrated Design Aides. " It is not a main-line production CAD environment, but neither is it a paper tool. Rather, IDA is an experimental environment that serves to test out CAD ideas in the crucible of real chip design. Many features have been tried in IDA over the years, some successfully, some not. This book will emphasize the former, and attempt to describe the features that have been useful and effective in building real chips. Before discussing the present state of IDA, it may be helpful to understand how the project got started. Although Bell Labs has traditionally had a large and effective effort in VLSI and CAD, researchers at the Murray Hill facility wanted to study the process of VLSI design independently, emphasizing the idea of small team chip building. So, in 1979 they invited Carver Mead to present his views on MOS chip design, complete with the now famous "lambda" design rules and "tall, thin designers. " To support this course, Steve Johnson (better known for YACC and the portable C compiler) and Sally Browning invented the constraint­ based "i" language and wrote a compiler for it. A small collection of layout tools developed rapidly around this compiler, including design rule checkers, editors and simulators.

Informacija

Autorius: Dwight Hill, Kurt Keutzer, John Fishburn, Don Shugard,
Serija: The Springer International Series in Engineering and Computer Science
Leidėjas: Springer New York
Išleidimo metai: 2011
Knygos puslapių skaičius: 232
ISBN-10: 1461289629
ISBN-13: 9781461289623
Formatas: Knyga minkštu viršeliu
Kalba: Anglų
Žanras: Electrical engineering

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Algorithms and Techniques for VLSI Layout Synthesis“

Būtina įvertinti prekę

Goodreads reviews for „Algorithms and Techniques for VLSI Layout Synthesis“