0 Mėgstami
0Krepšelis

Logic Synthesis and Verification Algorithms

Šiuo metu neparduodama

Knygos aprašymas

This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.

Informacija

Autorius: Gary D. Hachtel
Leidėjas: Springer
Išleidimo metai: 2025
Knygos puslapių skaičius: 596
ISBN-13: 9780387310046
Formatas: 6.1 x 1.36 x 9.25 inches. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Logic Synthesis and Verification Algorithms“

Būtina įvertinti prekę

Goodreads reviews for „Logic Synthesis and Verification Algorithms“