Atgal
Knygos internetu pigiau
0 Krepšelis
0 Mėgstami
0Krepšelis
  1. Pirmas
  2. Knygos anglų kalba
  3. Writing Testbenches: Functional Verification of Hdl Models

Writing Testbenches: Functional Verification of Hdl Models

(0) Rašyti atsiliepimą
Writing Testbenches: Functional Verification of Hdl Models
Pridėti prie pamėgtų
Šiuo metu neparduodama

Formatai:

Knyga kietu viršeliu 0,00 €

Knygos aprašymas

mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.

Informacija

Autorius: Duncan Green
Leidėjas: Cassell
Išleidimo metai: 1999
Knygos puslapių skaičius: 192
ISBN-13: 9781402074011
Formatas: 5.5 x 0.75 x 8.75 inches. Knyga kietu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Writing Testbenches: Functional Verification of Hdl Models“
Būtina įvertinti prekę

Goodreads reviews for „Writing Testbenches: Functional Verification of Hdl Models“